



MODEL : 8640

Contexts


Revision 02

Title	Page
COVER SHEET & SCREW HOLE	1
System Block Diagram	2
Power Block Diagram	3
P4-CPU (1/2)	4
P4-CPU (2/2)	5
SIS M650(1/3)	6
SIS M650(2/3)	7
SIS M650(3/3)	8
TV/LVDS ENCODER(SIS301LV/CH7019)	9
nVidia MAP17/31(1/2)	10
nVidia MAP17/31(1/2)	11
LCD & CRT Interface	12
Clock Generator/Buffer	13
DDR SO-DIMM	14
SIS962(1/3)	15
SIS962(2/3)	16
SIS962(3/3)	17
IDE Interface	18
Card Bus	19
PHY Of LAN & MDC	20
IEEE1394a/USB 2.0/Parallel Port	21
Super I/O & Flash ROM	22
Mini-PCI & USB 2.0	23
Embeded Controller	24
Invter Conn. and +1.8VS/+1.5VS/+2.5V_DDR/VDD_MEM2.5	25
Battery Conn. & +5VA/+1.2VS/+3VA	26
Charger	27
CPU Core	28
+3V/+5V	29
DC Jack & +12VS/+5VS/+3VS	30
History	31


DRAW	DESIGN	CHECK	ISSUED



For NB heatshink



For CPU FAN



POWER STATES

STATE	VOTAGE	FULL ON	STR	STD	MEC-OFF	REMARK
SIGNAL						
-SUSB	-	HIGH	LOW	LOW	LOW	
-SUSC	-	HIGH	HIGH	LOW	LOW	
ADP	+19V	O	O	O	O	
BATTERY	+12V	O	O	O	O	
+VCC_RTC	+3.3V	O	O	O	O	
+VCC_CORE	+1.75V	O	O	X	X	
+1.8VS	+1.8V	O	X	X	X	
+1.8V	+1.8V	O	O	X	X	
+1.8VA	+1.8V	O	O	O	O	
+2.5V_DDR	+2.5V	O	O	X	X	
+3VS	+3.3V	O	X	X	X	
+3V	+3.3V	O	O	X	X	
+3VA	+3.3V	O	O	O	O	
+5VS	+5V	O	X	X	X	
+5V	+5V	O	O	X	X	
+5VA	+5V	O	O	O	O	
+12VS	+12V	O	X	X	X	
+12V	+12V	O	O	X	X	

IDSEL

IDSEL	CHIP
AD20	TI1410
AD21	MINI PCI
AD22	MINI PCI

BUS MASTER

REQ/GNT	CHIP
-REQ0/-GNT0	TI1410
-REQ2/-GNT2	MINI PCI
-REQ3/-GNT3	MINI PCI


PCIINT

PCIINT	CHIP
INTA#	SIS 650 / MAP17
INTB#	PCMCIA (TI1410)
INTC#	MINI PCI
INTD#	MINI PCI


Board Stackup-up

4.33 mil	PP 2116	COMP	1.79 mil
4.92 mil	FR4	GND	0.54 mil
8.07 mil	PP 7628	IN-1	0.54 mil
4.72 mil	FR4	IN-2	0.54 mil
8.07 mil	PP 7628	POWER	0.54 mil
4.92 mil	FR4	IN-3	0.54 mil
4.33 mil	PP 2116	GND	0.54 mil
		SOLDER	1.79 mil


MITAC	
Title: COVER SHEET & SCREW HOLD	
Size: 8640	Rev: 01
Date: Wednesday, August 28, 2002	Sheet: 1 of 32



POWER BLOCK DIAGRAM OF THE 8640A (model.2.3)




CPU (1/2)




FSB SELECTION

BSEL1	BSEL0	FUNCTION
0	0	100MHz
0	1	133MHz
1	0	RESERVED
1	1	RESERVED


CPU Temperature Monitor




GTL Reference CKT




PLL SUPPLY FILTER




CPU SIGNAL TERMINATION



PLACE CLOSE TO CPU SOCKET




PRECISION FSB COMPENSATION RESISTORS




R94 must be pull hi at DT.Because
the signal was input of TEST_HI12.

FOR DT FOR MOBILE


CPU (2/2)







Place these caps at CPU solder side




Place these caps at CPU north side




Place these caps at CPU south side



FOR D/T CPU VID







FOR Mobile CPU VID




File	PENTIUM4 (2/2)	
Size	Document	Rev. 01
Number	8640	
Date	Wednesday, August 28, 2002	
Sheet	5	of 32

SIS M651/645DX(1/3)




FOR M650 ONLY






M650 2X AGP mode VREF set from
0.39*VDDQ to 4.41VDDQ.




FOR SiS651 WITH SiS301LV ONLY



SIS M650/645DX(2/3)



	0	1	Default	Embedded pull-low (30-50K Ohm)
DLEN#	Enable PLL	Disable PLL	0	Yes
DRAM_SEL	SDR	DDR	1(DDR)	Yes
TRAP0	Disable Debug Mode	Enable Debug Mode	0	Yes
RSYNC	Disable VGA Int function	Enable VGA Int function	1	
CSYNC	Reserved for Panel ID	Reserved for Panel ID		
TRAP1	Reserved for Panel ID	Reserved for Panel ID		
LSYNC	Reserved for Panel ID	Reserved for Panel ID		




	For M650
--	----------



Title	SIS M650/M645DX (2/3)
-------	-----------------------

Size	Document Number 8640	Re
Date:	Wednesday, August 28, 2002	Sheet 7 of 32


SiS M650/645DX







PDF created with FinePrint pdfFactory trial version <http://www.fineprint.com>



nVIDIA MAP17(1/2)



nVIDIA MAP17(2/2)




A




四組各自平行走線等長


W/S=16/12/12/12/16 mils



CLOCK GEN/BUFFER



FSB 400/533 SELECT (DDR DEFAULT 266)
[-----]



B#2	B#7	B#6	B#5	B#4	FS4	FS3	FS2	FS1	FS0	CPU	SDRAM	ZCLK	AGP	PCI		
0	0	0	0	0						66.67	66.67	66.67	66.67	33.33		
0	0	0	0	1						100.00	100.00	66.67	66.67	33.33		
0	0	0	1	0						100.00	200.00	66.67	66.67	33.33		
0	0	0	1	1						100.00	133.33	66.67	66.67	33.33		
0	0	1	0	0						100.00	150.00	60.00	60.00	30.00		
0	0	1	0	1						100.00	125.00	62.50	62.50	31.25		
0	0	1	1	0						100.00	160.00	66.67	66.67	33.33		
0	0	1	1	1						100.00	133.33	80.00	66.67	33.33		
0	1	0	0	0						100.00	200.00	66.67	66.67	33.33		
0	1	0	0	1						100.00	166.67	62.50	62.50	31.25		
0	1	0	1	0						100.00	166.67	71.43	83.33	41.67		
0	1	0	1	1						80.00	133.33	66.67	66.67	33.33		
0	1	1	0	0						80.00	133.33	66.67	66.67	33.33		
0	1	1	0	1						95.00	95.00	63.33	63.33	31.67		
0	1	1	1	0						95.00	126.67	63.33	63.33	31.67		
0	1	1	1	1						66.67	66.67	50.00	50.00	25.00		
1	0	0	0	0						105.00	140.00	70.00	70.00	35.00		
1	0	0	0	1						100.90	100.90	67.27	67.27	33.63		
1	0	0	1	0						108.00	144.00	72.00	72.00	36.00		
1	0	0	1	1						100.90	134.53	67.27	67.27	33.63		
1	0	1	0	0						112.00	149.33	74.67	74.67	37.33		
1	0	1	0	1						133.33	100.00	66.67	66.67	33.33		
1	0	1	1	0						133.33	133.33	66.67	66.67	33.33		
1	0	1	1	1						133.33	166.67	66.67	66.67	33.33		
1	1	0	0	0						100.00	133.00	80.00	66.67	33.33		
1	1	0	0	1						100.00	100.00	80.00	66.67	33.33		
1	1	0	1	0						100.00	166.67	83.33	62.50	31.25		
1	1	0	1	1						133.33	160.00	80.00	66.67	33.33		
1	1	1	0	0						100.00	133.00	100.00	66.67	33.33		
1	1	1	0	1						100.00	100.00	100.00	66.67	33.33		
1	1	1	1	0						100.00	166.67	100.00	62.50	31.25		
1	1	1	1	1						133.33	160.00	100.00	66.67	33.33		





Title			
CLOCK GENERATOR			
Size	Document Number		Rev
	8640		01
Date:	Wednesday, August 28, 2002		Sheet 13 of 32


DDR SODIMM

7	DDR_CS0W	DDR_CS0W	RP19	1	16	RPX8	CS0W
7	DDR_CS1W	DDR_CS1W	2	16	RPX8	CS1W	
7	DDR_CS2W	DDR_CS2W	3	16	RPX8	CS2W	
7	DDR_CS3W	DDR_CS3W	4	16	RPX8	CS3W	
7	DDR_WB0W	DDR_WB0W	5	16	RPX8	WB0W	
7	DDR_WB1W	DDR_WB1W	6	16	RPX8	WB1W	
7	DDR_WB2W	DDR_WB2W	7	16	RPX8	WB2W	
7	DDR_WB3W	DDR_WB3W	8	16	RPX8	WB3W	
7	DDR_WB4W	DDR_WB4W	9	16	RPX8	WB4W	
7	DDR_WB5W	DDR_WB5W	10	16	RPX8	WB5W	
7	DDR_WB6W	DDR_WB6W	11	16	RPX8	WB6W	
7	DDR_WB7W	DDR_WB7W	12	16	RPX8	WB7W	
7	DDR_WB8W	DDR_WB8W	13	16	RPX8	WB8W	
7	DDR_WB9W	DDR_WB9W	14	16	RPX8	WB9W	
7	DDR_WB10W	DDR_WB10W	15	16	RPX8	WB10W	
7	DDR_WB11W	DDR_WB11W	16	16	RPX8	WB11W	
7	DDR_WB12W	DDR_WB12W	17	16	RPX8	WB12W	
7	DDR_WB13W	DDR_WB13W	18	16	RPX8	WB13W	
7	DDR_WB14W	DDR_WB14W	19	16	RPX8	WB14W	
7	DDR_WB15W	DDR_WB15W	20	16	RPX8	WB15W	
7	DDR_WB16W	DDR_WB16W	21	16	RPX8	WB16W	
7	DDR_WB17W	DDR_WB17W	22	16	RPX8	WB17W	
7	DDR_WB18W	DDR_WB18W	23	16	RPX8	WB18W	
7	DDR_WB19W	DDR_WB19W	24	16	RPX8	WB19W	
7	DDR_WB20W	DDR_WB20W	25	16	RPX8	WB20W	
7	DDR_WB21W	DDR_WB21W	26	16	RPX8	WB21W	
7	DDR_WB22W	DDR_WB22W	27	16	RPX8	WB22W	
7	DDR_WB23W	DDR_WB23W	28	16	RPX8	WB23W	
7	DDR_WB24W	DDR_WB24W	29	16	RPX8	WB24W	
7	DDR_WB25W	DDR_WB25W	30	16	RPX8	WB25W	
7	DDR_WB26W	DDR_WB26W	31	16	RPX8	WB26W	
7	DDR_WB27W	DDR_WB27W	32	16	RPX8	WB27W	
7	DDR_WB28W	DDR_WB28W	33	16	RPX8	WB28W	
7	DDR_WB29W	DDR_WB29W	34	16	RPX8	WB29W	
7	DDR_WB30W	DDR_WB30W	35	16	RPX8	WB30W	
7	DDR_WB31W	DDR_WB31W	36	16	RPX8	WB31W	
7	DDR_WB32W	DDR_WB32W	37	16	RPX8	WB32W	
7	DDR_WB33W	DDR_WB33W	38	16	RPX8	WB33W	
7	DDR_WB34W	DDR_WB34W	39	16	RPX8	WB34W	
7	DDR_WB35W	DDR_WB35W	40	16	RPX8	WB35W	
7	DDR_WB36W	DDR_WB36W	41	16	RPX8	WB36W	
7	DDR_WB37W	DDR_WB37W	42	16	RPX8	WB37W	
7	DDR_WB38W	DDR_WB38W	43	16	RPX8	WB38W	
7	DDR_WB39W	DDR_WB39W	44	16	RPX8	WB39W	
7	DDR_WB40W	DDR_WB40W	45	16	RPX8	WB40W	
7	DDR_WB41W	DDR_WB41W	46	16	RPX8	WB41W	
7	DDR_WB42W	DDR_WB42W	47	16	RPX8	WB42W	
7	DDR_WB43W	DDR_WB43W	48	16	RPX8	WB43W	
7	DDR_WB44W	DDR_WB44W	49	16	RPX8	WB44W	
7	DDR_WB45W	DDR_WB45W	50	16	RPX8	WB45W	
7	DDR_WB46W	DDR_WB46W	51	16	RPX8	WB46W	
7	DDR_WB47W	DDR_WB47W	52	16	RPX8	WB47W	
7	DDR_WB48W	DDR_WB48W	53	16	RPX8	WB48W	
7	DDR_WB49W	DDR_WB49W	54	16	RPX8	WB49W	
7	DDR_WB50W	DDR_WB50W	55	16	RPX8	WB50W	
7	DDR_WB51W	DDR_WB51W	56	16	RPX8	WB51W	
7	DDR_WB52W	DDR_WB52W	57	16	RPX8	WB52W	
7	DDR_WB53W	DDR_WB53W	58	16	RPX8	WB53W	
7	DDR_WB54W	DDR_WB54W	59	16	RPX8	WB54W	
7	DDR_WB55W	DDR_WB55W	60	16	RPX8	WB55W	
7	DDR_WB56W	DDR_WB56W	61	16	RPX8	WB56W	
7	DDR_WB57W	DDR_WB57W	62	16	RPX8	WB57W	
7	DDR_WB58W	DDR_WB58W	63	16	RPX8	WB58W	
7	DDR_WB59W	DDR_WB59W	64	16	RPX8	WB59W	
7	DDR_WB60W	DDR_WB60W	65	16	RPX8	WB60W	
7	DDR_WB61W	DDR_WB61W	66	16	RPX8	WB61W	
7	DDR_WB62W	DDR_WB62W	67	16	RPX8	WB62W	
7	DDR_WB63W	DDR_WB63W	68	16	RPX8	WB63W	
7	DDR_WB64W	DDR_WB64W	69	16	RPX8	WB64W	
7	DDR_WB65W	DDR_WB65W	70	16	RPX8	WB65W	
7	DDR_WB66W	DDR_WB66W	71	16	RPX8	WB66W	
7	DDR_WB67W	DDR_WB67W	72	16	RPX8	WB67W	
7	DDR_WB68W	DDR_WB68W	73	16	RPX8	WB68W	
7	DDR_WB69W	DDR_WB69W	74	16	RPX8	WB69W	
7	DDR_WB70W	DDR_WB70W	75	16	RPX8	WB70W	
7	DDR_WB71W	DDR_WB71W	76	16	RPX8	WB71W	
7	DDR_WB72W	DDR_WB72W	77	16	RPX8	WB72W	
7	DDR_WB73W	DDR_WB73W	78	16	RPX8	WB73W	
7	DDR_WB74W	DDR_WB74W	79	16	RPX8	WB74W	
7	DDR_WB75W	DDR_WB75W	80	16	RPX8	WB75W	
7	DDR_WB76W	DDR_WB76W	81	16	RPX8	WB76W	
7	DDR_WB77W	DDR_WB77W	82	16	RPX8	WB77W	
7	DDR_WB78W	DDR_WB78W	83	16	RPX8	WB78W	
7	DDR_WB79W	DDR_WB79W	84	16	RPX8	WB79W	
7	DDR_WB80W	DDR_WB80W	85	16	RPX8	WB80W	
7	DDR_WB81W	DDR_WB81W	86	16	RPX8	WB81W	
7	DDR_WB82W	DDR_WB82W	87	16	RPX8	WB82W	
7	DDR_WB83W	DDR_WB83W	88	16	RPX8	WB83W	
7	DDR_WB84W	DDR_WB84W	89	16	RPX8	WB84W	
7	DDR_WB85W	DDR_WB85W	90	16	RPX8	WB85W	
7	DDR_WB86W	DDR_WB86W	91	16	RPX8	WB86W	
7	DDR_WB87W	DDR_WB87W	92	16	RPX8	WB87W	
7	DDR_WB88W	DDR_WB88W	93	16	RPX8	WB88W	
7	DDR_WB89W	DDR_WB89W	94	16	RPX8	WB89W	
7	DDR_WB90W	DDR_WB90W	95	16	RPX8	WB90W	
7	DDR_WB91W	DDR_WB91W	96	16	RPX8	WB91W	
7	DDR_WB92W	DDR_WB92W	97	16	RPX8	WB92W	
7	DDR_WB93W	DDR_WB93W	98	16	RPX8	WB93W	
7	DDR_WB94W	DDR_WB94W	99	16	RPX8	WB94W	
7	DDR_WB95W	DDR_WB95W	100	16	RPX8	WB95W	
7	DDR_WB96W	DDR_WB96W	101	16	RPX8	WB96W	
7	DDR_WB97W	DDR_WB97W	102	16	RPX8	WB97W	
7	DDR_WB98W	DDR_WB98W	103	16	RPX8	WB98W	
7	DDR_WB99W	DDR_WB99W	104	16	RPX8	WB99W	
7	DDR_WB100W	DDR_WB100W	105	16	RPX8	WB100W	
7	DDR_WB101W	DDR_WB101W	106	16	RPX8	WB101W	
7	DDR_WB102W	DDR_WB102W	107	16	RPX8	WB102W	
7	DDR_WB103W	DDR_WB103W	108	16	RPX8	WB103W	
7	DDR_WB104W	DDR_WB104W	109	16	RPX8	WB104W	
7	DDR_WB105W	DDR_WB105W	110	16	RPX8	WB105W	
7	DDR_WB106W	DDR_WB106W	111	16	RPX8	WB106W	
7	DDR_WB107W	DDR_WB107W	112	16	RPX8	WB107W	
7	DDR_WB108W	DDR_WB108W	113	16	RPX8	WB108W	
7	DDR_WB109W	DDR_WB109W	114	16	RPX8	WB109W	
7	DDR_WB110W	DDR_WB110W	115	16	RPX8	WB110W	
7	DDR_WB111W	DDR_WB111W	116	16	RPX8	WB111W	
7	DDR_WB112W	DDR_WB112W	117	16	RPX8	WB112W	
7	DDR_WB113W	DDR_WB113W	118	16	RPX8	WB113W	
7	DDR_WB114W	DDR_WB114W	119	16	RPX8	WB114W	
7	DDR_WB115W	DDR_WB115W	120	16	RPX8	WB115W	
7	DDR_WB116W	DDR_WB116W	121	16	RPX8	WB116W	
7	DDR_WB117W	DDR_WB117W	122	16	RPX8	WB117W	
7	DDR_WB118W	DDR_WB118W	123	16	RPX8	WB118W	
7	DDR_WB119W	DDR_WB119W	124	16	RPX8	WB119W	
7	DDR_WB120W	DDR_WB120W	125	16	RPX8	WB120W	
7	DDR_WB121W	DDR_WB121W	126	16	RPX8	WB121W	
7	DDR_WB122W	DDR_WB122W	127	16	RPX8	WB122W	
7	DDR_WB123W	DDR_WB123W	128	16	RPX8	WB123W	
7	DDR_WB124W	DDR_WB124W	129	16	RPX8	WB124W	
7	DDR_WB125W	DDR_WB125W	130	16	RPX8	WB125W	
7	DDR_WB126W	DDR_WB126W	131	16	RPX8	WB126W	
7	DDR_WB127W	DDR_WB127W	132	16	RPX8	WB127W	
7	DDR_WB128W	DDR_WB128W	133	16	RPX8	WB128W	
7	DDR_WB129W	DDR_WB129W	134	16	RPX8	WB129W	
7	DDR_WB130W	DDR_WB130W	135	16	RPX8	WB130W	
7	DDR_WB131W	DDR_WB131W	136	16	RPX8	WB131W	
7	DDR_WB132W	DDR_WB132W	137	16	RPX8	WB132W	
7	DDR_WB133W	DDR_WB133W	138	16	RPX8	WB133W	
7	DDR_WB134W	DDR_WB134W	139	16	RPX8	WB134W	
7	DDR_WB135W	DDR_WB135W	140	16	RPX8	WB135W	
7	DDR_WB136W	DDR_WB136W	141	16	RPX8	WB136W	
7	DDR_WB137W	DDR_WB137W	142	16	RPX8	WB137W	
7	DDR_WB138W	DDR_WB138W	143	16	RPX8	WB138W	
7	DDR_WB139W	DDR_WB139W	144	16	RPX8	WB139W	
7	DDR_WB140W	DDR_WB140W	145	16	RPX8	WB140W	
7	DDR_WB141W	DDR_WB141W	146	16	RPX8	WB141W	
7	DDR_WB142W	DDR_WB142W	147	16	RPX8	WB142W	
7	DDR_WB143W	DDR_WB143W	148	16	RPX8	WB143W	
7	DDR_WB144W	DDR_WB144W	149	16	RPX8	WB144W	
7	DDR_WB145W	DDR_WB145W	150	16	RPX8	WB145W	
7	DDR_WB146W	DDR_WB146W	151	16	RPX8	WB146W	
7	DDR_WB147W	DDR_WB147W	152	16	RPX8	WB147W	
7	DDR_WB148W	DDR_WB148W	153	16	RPX8	WB148W	
7	DDR_WB149W	DDR_WB149W	154	16	RPX8	WB149W	
7	DDR_WB150W	DDR_WB150W	155	16	RPX8	WB150W	
7	DDR_WB151W	DDR_WB151W	156	16	RPX8	WB151W	
7	DDR_WB152W	DDR_WB152W	157	16	RPX8	WB152W	
7	DDR_WB153W	DDR_WB153W	158	16	RPX8	WB153W	
7	DDR_WB154W	DDR_WB154W	159	16	RPX8	WB154W	
7	DDR_WB155W	DDR_WB155W	160	16	RPX8	WB155W	
7	DDR_WB156W	DDR_WB156W	161	16	RPX8	WB156W	
7	DDR_WB157W	DDR_WB157W	162	16	RPX8	WB157W	
7	DDR_WB158W	DDR_WB158W	163	16	RPX8	WB158W	
7	DDR_WB159W	DDR_WB159W	164	16	RPX8	WB159W	
7	DDR_WB160W	DDR_WB160W	165	16	RPX8	WB160W	
7	DDR_WB161W	DDR_WB161W	166	16	RPX8	WB161W	
7	DDR_WB162W	DDR_WB162W	167	16	RPX8	WB162W	
7	DDR_WB163W	DDR_WB163W	168	16	RPX8	WB163W	
7	DDR_WB164W	DDR_WB164W	169	16	RPX8	WB164W	
7	DDR_WB165W	DDR_WB165W	170	16	RPX8	WB165W	
7	DDR_WB166W	DDR_WB166W	171	16	RPX8	WB166W	
7	DDR_WB167W	DDR_WB167W	172	16	RPX8	WB167W	
7	DDR_WB168W	DDR_WB168W	173	16	RPX8	WB168W	
7	DDR_WB169W	DDR_WB169W	174	16	RPX8	WB169W	
7	DDR_WB170W	DDR_WB170W	175	16	RPX8	WB170W	
7	DDR_WB171W	DDR_WB171W	176	16	RPX8	WB171W	
7	DDR_WB172W	DDR_WB172W	177	16	RPX8	WB172W	
7	DDR_WB173W	DDR_WB173W	178	16	RPX8	WB173W	
7	DDR_WB174W	DDR_WB174W	179	16	RPX8	WB174W	
7	DDR_WB175W	DDR_WB175W	180	16	RPX8	WB175W	
7	DDR_WB176W	DDR_WB176W	181	16	RPX8	WB176W	
7	DDR_WB177W	DDR_WB177W	182	16	RPX8	WB177W	
7	DDR_WB178W	DDR_WB178W	183	16	RPX8	WB178W	
7	DDR_WB179W	DDR_WB179W	184	16	RPX8	WB179W	
7	DDR_WB180W	DDR_WB180W	185	16	RPX8	WB180W	
7							


SIS962(1/3)




PCI BUS PULL UP RESISTERS



ISA BUS PULL UP RESISTERS




AGP BUS PULL UP/DOWN RESISTORS




Title			
SIS962 (1/3)			
Size	Document Number	Rev	
	8640	01	
Date:	Wednesday, August 28, 2002	Sheet	15 of 32


SIS962(2/3)




Need very close to 962




Need very close to 962




RSMRST#



No need to close 962












PME



PSON#	S3AUXSW#	STATUS
1->0	1	POWER ON
0->1	0	STR
0->1	1	STD/STOFF
1->0	1	S3 Resume

File	SIS962 (2/3)	
Size	Document	Rev
Number	8640	01
Date	Wednesday, August 28, 2002	Sheet 16 of 32

SIS962(3/3)



Symbol	0	1	Default	Notes
SB_SPKR (LPC addr mapping)	disable	enable	0	Internal Pull-down
AC97_SDOUT (Trap mode)	ROM	Reserved	0	Internal Pull-down
USB_OC4# (South bridge debug mode)	enable	disable	1	
IPB_OUT0#(MUTOL clock PLL)	enable	disable	0	Internal Pull-down
IPB_OUT1(MUTOL operation mode select)	Full-swing	Partial-swing	0	Internal Pull-down
AC97_SYNC (PCICLK PLL)	enable	disable	0	Internal Pull-down




Title			
SIS962 (3/3)			
Size	Document Number	8640	Rev 01
Date:	Wednesday, August 28, 2002	Sheet	17 of 32




IDE INTERFACE

CHANGE TO 0 ohm

Terminating resistors should be place close to South Bridge




Trminating resistors should be place close to South Bridge



IR Mode Select


IRMODE0		IRMODE1		FIRSEL	RX Function	TX Function
HI	LOW		X		Shutdown	Shutdown
LOW	LOW		LOW			Full Distance Power
LOW	HI		LOW		SIR	2/3 Distance Power
HI	HI		LOW		SIR	1/3 Distance Power
LOW	LOW	HI		MIR/FIR		Full Distance Power
LOW	HI	HI		MIR/FIR		2/3 Distance Power
HI	HI	HI		MIR/FIR		1/3 Distance Power

BTB CONNECTOR







Title		IDE INTERFACE & PULL UPs	
Size	Document Number	8640	Rev 01
Date	Wednesday, August 26, 2002		Sheet 18 of 32


PCMCIA CONTROLLER & CARDBUS SOCKET




LAN AND MDC



MDC HARDWARE STRAP		
	HIGH	LOW
PIN 16	AUDIO CODEC ON MOTHER BD	AUDIO CODEC ON DAUGHTER BOARD





IEEE1394a/USB 2.0/PARALLEL PORT






MINI-PCI



Title		MINIPCI	
Size	Document Number	8640	Rev 01
Date:	Wednesday, August 28, 2002		Sheet 23 of 32


EASY START BUTTON CONNECTOR




H8 Mode Select Table

MD0	MD1	MODE	Description
0	1	MODE1	Expanded mode with On-Chip ROM disable
1	0	MODE2	Expanded mode with On-Chip ROM enable
1	1	MODE3	Single-Chip mode


Close to H8-3437S




Micro Controller




CPU_FAN Control




DC/DC_FAN1 Control



DC/DC_FAN2 Control




Come From Battery




Cover Switch


Signal	HI	LOW
LID#	Normal	Suspend




External Keyboard/Mouse




For H8-3437S Reset




External Pull Up/Down



Title		Micro Controller	Rev	01
Size	Document	Number	8640	
Date	Wednesday, August 28, 2002 Sheet 24 of 32			









MITAC

File
CPU CORE VOLTAGE (LTC3716)
Size
Document
Number
411673400003
Date
Wednesday, August 28, 2002
Sheet
28
of
32
Rev
01

SYSTEM POWER (5V 3V 12V)



			
File	SYSTEM POWER		
Size	Document	Number	Rev
		411673400003	01
Date:	Wednesday, August 28, 2019	Sheet	29 of 32



File	DC POWER	Rev	01
Size	Document	411673400003	
Date	Wednesday, August 28, 2002	Sheet	30 of 32

History:


REV - Layout

- 1.Changed FootPrint from 0603B to 0603D for easy layout. (all parts) 4/4/2002
- 2.Change DDR socket from stand to rev at location J5 for easy layout. 4/4/2002
- 3.Mirror 8P4C capacitors at location CP1,CP2,CP3,CP4,CP5,CP6 for easy layout. 4/4/2002
- 4.Mirror array bead at location FA1,FA2,FA3,FA4,FA5,FA6 for easy layout. 4/9/2002
- 5.Creat display ID for auto detect panel. 4/10/2002
- 6.Change CPURST# pullup from 51ohm/NA to 51ohm at location R28 that the signal don't have on-die termination and must be terminated on the system board. 4/10/2002
- 7.Change R44 value from 200 ohm to NA. 4/11/2002
- 8.Change net name AGPVREF to AGP_VREF connect to MAP17 pin AC30 for AGP 4X mode. 4/11/2002 by Jim
- 9.Change R43 from 200ohm to 301ohm and chang R45 from 301ohm to 200ohm for 0.4*VDDQ at AGP 2X mode. 4/11/2002
- 10.Change R200 and R203 from 10K to NA tor set default NTSC (MAP17)in TVMODE. 4/12/2002
- 11.Change R220 and R222 from 10K to NA for MAP17 default parallel ROM type. 4/12/2002
- 12.Change R209 from 10K to NA to enable AGP faster write.4/12/2002
- 13.Change R212,R213,R215,R218 from 10K to NA to enable the default device of MAP17.4/12/2002
- 14.Mirror 8P4R resistors at location RP58 for easy layout. 4/12/2002
- 15.Update Hardware Trap table for SIS692 in page 17. 4/12/2002
- 16.Change net from +3VCC to VDDQ at llocation C161,C162,C163,C164,C165 for add VDDQ bypass.4/12/2002
- 17.Change net of DDR damping resistors at location RP11,RP13,RP15,RP17,RP19,RP21,RP23,RP25,RP27,RP29,RP31,RP33,RP35 for easy layout.4/12/2002
- 18.Change net of AGP pull up resistors at llocation RP48 foreasy layout .4/12/2002
- 19.Add AGP pull up resistors at location R520-R528 and delete RP49 for easy layout .4/12/2002
- 20.Update Hardware Trap table for SIS645DX/650 in page 7. 4/15/2002
- 21.Change net of DDR thermination resistors at llocation RP12,RP14,RP16,RP18,RP20,RP22,RP24,RP26,RP28,RP30,RP32,RP34,RP36 for easy layout.4/15/2002
- 22.Change resistors value from 10K to NA for MAP17 default 2M X 32 DDR SDRAM support at llocation R187,R191,R192,R194. 4/12/2002
- 23.Change resistors value from 1K 5% to 1K 1% at location R172. 4/15/2002
- 24.Correct the LVDS signals of channel 2 (page 11) . 4/15/2002
- 25.Change LAN PHY from ICS1839 to ICS 1839AF. 4/16/2002
- 26.Change net H8_PWROK from H8 pin A4 to P51 for Jimmy request . 4/16/2002
- 27.Update B TO B connector from 50 pin to 70 pin at location PJ1. 4/16/2002
- 28.Update Quick Key board connector from 10 pin to 20 pin at location J22. 4/16/2002
- 29.Add THERM_ADM# net from ADM1032 to H8(add R533,R532,Q29) . 4/16/2002
- 30.Add NET of WIRE_LED# from MINI PCI to J22. 4/16/2002
- 31.Change CRT_DDA,CRT_DDCK pull up voltage from +5VS to +3VS . 4/16/2002
- 32.Change capacitors value from 100P to 22P at location C483,C486,C487,C494,C503 for USB. 4/16/2002
- 33.Disconnect USB_OC#5 to R359 pull up to +3V and delete unuse parts of R361,R362 for USB5 pair pull low 15K . 4/16/2002
- 35.Correct the signals name from AD[0..31] to PCI_AD[0..31] . 4/16/2002
- 36.Delete unuse parts of Q18,R482 . 4/16/2002
- 37.Add AC-Link signals in Mini-PCI (For MDC) . 4/16/2002
- 38.Connector MINI PCI pin 21 to PCI_REQ3#,pin22 to PCI_GNT3#, pin43 to IDSEL AD22 and pin121 to RI for costumer request. 4/16/2002
- 39.Mirror chock at location L57,L58 for easy layout. 4/16/2002
- 40.Correct the PCI_DEVID3 from MAP17 pin AC3 to pin AB3 . 4/17/2002
- 41.Change MD_PD pull up voltage from +3V to +3VS at location R229 . 4/17/2002
- 42.Change DIRECT pull up voltage from +3VS to 1394VCC3 at location R455 . 4/17/2002
- 43.Add by pass 10U capicator for 1394VCC3 at location C661 . 4/17/2002
- 44.Change PCII1410 CORE and PCI voltage from +3VS to CBVCC3. 4/17/2002
- 45.Add by pass 10U capicator for PCII1410 CBVCC3 at location C662 . 4/17/2002
- 46.Change MAP17 VDDAGP netname from +1.5VS to VDDQ at pin AG14,AK14,AG17,AK17,AG20,AK20,AK23,AK26,AK29,AP30. 4/17/2002
- 47.Remove Side Band bus from NB and MAP17.4/17/2002
- 48.Add THRMTrip# pull up resistor to VCCPVID at location R539 . 4/17/2002
- 49.Change X2 value from NA to 27MHZ and change X3,C311,C312 to NA. 4/17/2002
- 50.Remove unuse resiator at location R148.4/17/2002
- 51.Add net COVER_SW# to B to B connector . 4/17/2002
- 50.Remove dumping resistors of LAN MII TX signals at location R299,R301,R303,R307.4/18/2002
- 52.Change turn on main power net from SUSB# to MAINPWR(H8 P40 pin49) and delete unuse part of Q26. 4/18/2002
- 53.Update Hardware Trap table for M650 Panel ID in page 17. 4/17/2002
- 54.Add pull up resiator for MAINPWR at location R540 . 4/17/2002
- 55.Rename USB0VCC5 to USB2VCC5 at USB2 pair voltage net name . 4/17/2002
- 56.Add by pass 10U capicator for AGP VDDQ at location C663 . 4/17/2002
- 57.Delete R147 and connect VDDFBIO to VDD_MEM2.5 . 4/22/2002
- 58.Change AGP bus pull up voltage from +1.5VS to VDDQ at location RP48,RP50,525-R528 . 4/22/2002
- 59.Creat TV_COMP net to support AV output.(Add C554,C665,C666,D29,L83 and delete R113) . 4/22/2002
- 60.Connect AGP VDDQ net to +1.5VS for easy layout. 4/22/2002
- 61.Change R533 pull up voltage from +5V to +3V.4/22/2002
- 62.Delete duplicate capicator of CARS_RI# sigma at location C555 . 4/22/2002
- 63.Connect +12VS,+3VS,+3v,+5V,DVMAIN to PJ1 BTB connector. 4/22/2002
- 64.Remove unuse net USB_OC#5 at BTB connector . 4/22/2002
- 65.Add +5VS connect to BTB connector (pin44) . 4/23/2002
- 66.Change ISA pull up resistors from 4.7K to 10K at location RP40-RP46.4/23/2002
- 67.Delete R470,R474 and connect CLKRUN# to PC83793 pin6.4/23/2002
- 67.Delete R473 and disconnect SUS_STAT# to PC87393.4/23/2002
- 68.Add pull up 10K resiator for ROMCS# signal at location R451. 4/23/2002
- 69.Connect +5VS to PJ1 pin34. 4/24/2002
- 70.Connect DVMAIN to PJ1 pin32. 4/24/2002
- 71.Mirror L69,L71,L73,L75 for easy layout. 4/24/2002
- 72.Change CRT_IN# pull up voltage from +3VS to +3V at location R233.4/24/2002
- 73.Add 10U capacitors for +2.5V_DDR at location C667-C671. 4/24/2002
- 74.Change PCI_REQ1# pull up resistor from RP37 to R542. 4/24/2002
- 75.Change R334 from 4.7K to NA. 4/24/2002
- 76.Delete R326 and change the connect pin of MPICIACT# from SIS962 pine E5 to T8.4/24/2002
- 77.Delete R325 and change the connect pin of SPK_OFF from SIS962 pine C4 to U4.4/24/2002
- 78.Change AGP_STOP# and AGP_BUSY# vpull up voltage from +3VS to +1.5VS .4/25/2002
- 79.Add MIC connector in M/B at location J30 . 4/25/2002
- 80.Connect the net of AGP_STOP# to SIS962 pin E5 through series diode at location D30.4/24/2002
- 81.Change the net of CPUPERF# through series diode at location D31 to SIS962 pin A16.4/24/2002
- 82.Add reserve resistor R544 to connect SUSC# and H8_SUSU for debug only. 4/24/2002
- 83.Change R359 value from 10K to NA .4/24/2002
- 84.Update Hardware strap table in sheet 17 to change USB_OC#5(South bridge debug mode) disable status from Hi to Low .4/28/2002
- 85.Add pull up resistor for the net of ROMCS# at location R541. 4/24/2002
- 86.Delete the unuse parts at location R475 and TP48. 4/24/2002
- 87.Delete R473 and disconnect the net of SUS_STAT# to SIO pin 7. 4/24/2002
- 88.Delete R474 and connect CLKRUN# to SIO pin6. 4/24/2002
- 89.Change the connection of MINI PCI RI from WAKE_UP# to H8 RI(pin48). 4/24/2002
- 90.Add pull up resistor for USB_OC#5 at location R577. 4/28/2002
- 91.Change R261 value from 33 ohm to NA .4/28/2002
- 91.Change pull up voltage of MPICIACT# from +3V to +3VS.4/28/2002
- 92.Change the connection of C567 from LAN_GND to GND for easy layout.4/28/2002
- 93.Connect the net of GPIO11 to X8 through series resistor at location R543.4/24/2002
- 94.Change the net name of J11(1394 Connector) GND from 1394GND to 1394CAS_GND for easy layout.4/28/2002
- 95.Add pull up resistor for the net of LPS at location R558. 4/28/2002
- 96.Delete unuse bypass capacitors at location C13,C14,C15,C16,C44,C59,C41,C58,C63,C57,C56,C55,C54,C53,C51,C221,C359,C358,C259,C262,C253,C274,C228,C237,C236,C247,C266,C130. 4/24/2002
- 97.Change R328 value from 0 ohm to NA .4/29/2002
- 98.Change R296 value from 0 ohm to NA and R305 from NA to 0 ohm .4/29/2002
- 99.Change R367 value from NA to 432 1% ohm .4/29/2002
- 100.Change R395 value from 0 ohm to NA and R394 from NA to 0 ohm .4/29/2002
- 101.Delete Q3 and connect WIR_LED# to MINI PCI pin 13 through a series resistor R559.4/29/2002
- 102.Add Q32,Q33 to switch SMBUS and spreast SB (SMBUS signals) at S3 status.4/29/2002
- 103.Change G gate voltage from +3VS to +5VS at location Q19 .4/29/2002
- 104.Add J037-J040 at 1394 output signals for ESD.4/29/2002
- 105.Add J041 at MIC signals for ESD.4/29/2002
- 106.Change the connection of C638 from H8 RI#(pin 48) to PCI1410 MF2(pin 64) .4/29/2002
- 107.Correct the Foot Print of RJ45 connector .4/29/2002
- 108.Correct the Foot Print of PS2 connector .4/29/2002
- 109.Change AGP_DEVSEL# pull up from RP48 pin 3 to pin 7 for easy layout.4/29/2002
- 110.Change AGP_RBF# pull up from RP48 pin 2 to pin 6 for easy layout.4/29/2002
- 111.Add Q34,R560,R561 to shift level and connect the new net of PS0N#_H8 to H8 pin21 .4/29/2002
- Rename reference. 4/30/2002**
- 112.Change Resistors value from 51ohm 5% to 49.9 ohm 1% at location R89,R611,R667,R673,R674,R679,R680,R681.5/2/2002
- 113.Change R106,C112,OSC501,C706 value to N/A.5/2/2002
- 114.Change C128,c126 from NA to 10P.5/2/2002
- 115.Change X2 value to NA.5/2/2002
- 116.Change L11,C554,C557,C556 value to NA.5/2/2002
- 117.Change F501value from NA to SMDCL10 ,D503 from NA to EC11FS2 and C501 from NA to 10U.5/2/2002
- 118.Change R614 from 147 ohm 5% to 150 ohm 1%.5/3/2002
- 119.Change R731 from 5.6K ohm to 4.7K ohm.5/3/2002
- 120.Change R639-R642 from 56.2 ohm to 56 ohm.5/3/2002
- 121.Correct Footprint from 0603D_DFS to 0603D at location R761,R736,R740,R742 .5/3/2002
- 122.Change C853-C872 value from 1000P to 0.1U 5/6/2002
- 123.Change C877,C891-C893 value from 0.015U to 0.1U 5/6/2002
- 124.Change the value from 49.9 ohm 1% to 51 ohm 1% at location R611,R645,R648,R650,R653,R663,R667,R670,R673,R674,R679,R680,R681,R89. 5/6/2002
- 125.Change the value from NA to 27P at location C674,C675. 5/6/2002
- 126.Change the value from NA to 25MHZ at location X505. 5/6/2002
- 127.Change the value from 0 ohm to NA at location R697. 5/8/2002
- 128.Change the value from 10K ohm to NA at location RP507. 5/9/2002
- 129.Change the value from NA to 10K ohm at location R170. 5/9/2002
- 130.Change the value from 8.2K to NA at location R150, R147. 5/9/2002
- 131.Change the value from 10K 5% to 10K 1% at location R77,R72. 5/9/2002
- 132.Change the value from NA to 10K at location R174. 5/9/2002
- 132.Change the value from NA to 0 at location R184. 5/9/2002
- 132.Change the value from 0 to NA at location R185. 5/9/2002
- 132.Change the value from 22P to NA at location CP503,CP504,CP505,CP506. 5/9/2002


			
Title HISTORY			
Size	Document Number	8640	Rev 01
Date	Wednesday, August 28, 2002 31 of 32		

1. Change Fan lie to stand (refer page24)
2. It disabled the I2C function and can also reduce the S3 resume time, add 4 2.2k ohm to +5vs (refer page11)
3. Change Diode D507, D515 footprint (refer page16)
4. Reserve 0.1uF in Q503 B, E, it will avoid H8 reset when Power off. (refer page24)
5. Change C252 from 0.1uF to 0ohm in BOM (Page 19)
6. Change R192 (Page 23) from 0ohm to 0ohm/NA [In BOM], Add R403 (Page 23) 0ohm connect to RJ1 (Page 18) Pin 54.
7. Add three 0.1uF Cap. (C901, C902, C913) for Mini-PCI +5VS.
8. RJ1, J19 change PCB Footprint
9. It will avoid LED blinking. (refer page12)

8640 FPC R01



8640 EASY BUTTON BOARD




Title			
8640 EASY START BOARD			
Size	Document		Rev
	Number		
Date:	Thursday, June 27, 2002	Sheet	1 of 1

MODEL : 8640 Card Reader/Audio/Touch Pad Board Revision 00

Contexts

Title	Page
COVER SHEET & HISTORY	1
BTB/CD-ROM CONNECTOR	2
AUDIO CODEC	3
AUDIO AMP	4




1. Correct SM/MS pull up voltage to +3V.
2. Correct W27C512 VCC from +5VS to +5V.
3. Change the connection of 24C02 pin8 from +3V to GND to disable write portec.
4. Change the pin assignment of J1 for ESD solution.
5. Delete SW1 and SW4.
6. Change the TOUCH PAD connect from 6 pin to 12 pin at location J501.
7. Add damping resistors for Card Reader signals at location R513~R516.
8. Add Audio Code clock select function at location R70, R71.
9. Add 10K/NA resistor connect to GND of 14.318MHZ_AUDIO net at location R517 for EMI request.
10. Delete capacitors for ALC2002 at location C36, C39, C55.
11. Change resistance from 200K to 200K/NA at location R54, R55 to disable BEEP function.
12. Change bead to DFS type at location L501~L504.
13. Change the connection of Q2 pin2 from Q504 pin3 to +3VS
14. Delete R57.
15. Add 0 ohm resistor at location R72.
16. Change the part of VR501.


5 mil	COMP
4 mil	AGND
20 mil	IN1
5 mil	IN2
4 mil	DGND
	SOLDER

DRAW	DESIGN	CHECK	ISSUED


MITAC		
COVER SHEET & HISTORY		
Size	Document Number	Rev
	411673400002	00
Date:	Friday, June 28, 2002	Sheet 1 of 4



AUDIO CODE




AUDIO AMPLIFIER



Signal	HI	LOW
SPK_OFF	Shut Down	Normal

Signal	HP	OPT
DECT_HP/OPT	L	H
DEVICE_DECT	L	L



File

AUDIO AMP

Sta

Document

Number

411673400002

Rev

00

Date

Friday, June 28, 2002

Sheet

4

of

4